(Finite) State machines Imagine a machine that has a finite nomber of states il could be in at any I time to perform a task => has imputs & outputs => well de (med states => transitions from I state to the other depends on imputs & current state => outputs are determined by what state it's in

ex: build a digital controller for haffic lights

$$>G \longrightarrow Y \longrightarrow P$$





we can build this out of DFFs and logic gates



DBut want to go to yellow when Ga is asserted



now we transition to Y state on next clock tick condition is that Go is asserted AND we are in G state



Ystak has some feedback circuit as G state => but it is turned on by y'or feedback circuit



now put it all together:



Note: timer enables also turn on the lights => when done is asserted, the light goes out after a single AND gate => transition to next state happens at posedge b next clock vie DFF, so con't have 2 lights or at some time! Note: need a global start ENA

Timing diagram



note that done signal is a pulse -> comes from timer, which is reset when enable signal goes away



done doesn't have a required width since it is just used by the FSM to trigger a transition

Handshake

Often, 2 state machines "talk" to each other



communi cation

each FSM sends signals to the other => need to be clear on the protocol ex: • FSMI receives ENA from FSMI • FSMI then performs a task & sends DENE • FSMI weeits for DONE

"Careful" handshake



1. GO starts red FSM

- 2. Red -> ENA state, assents ENA signal and goes to WAITDONE state to wait for DONE signal
- 3. Blue FSM sees ENA & execute tasts. When finished, go to DONG state and assert DONE signal and goes to WAITENA to wait for ENA to go away

- 4. Red sees DONE ascerted, goes to DROPENA state and deasserts ENA (set to \$) and then goes to WAITDONE state
- 5. Blue sees ENA deassented ? goes back to WAIT state where DONE is deassented
- 6. Red sees DONE deasserted & goes back to WAIT

to often, a signal like DONE can stay asserted but have no meaning -> somewhat dangerous, can lead to faulty transistions



this assures "done pulse" will have width 1-2 ticks

